Linux Headquarters
[ Register ]
[ About us ] [ Home Page ]

Advertisement
[ Kernel ] [ Documentation ] [ Links ] [ Books ]

Advertisement

Kernel v2.4.2-ac25 /Documentation/cachetlb.txt

Filename:/Documentation/cachetlb.txt
Lines Added:7
Lines Deleted:7
Also changed in: (Previous) 2.4.1  2.4.1-pre12  2.4.1-pre11  2.4.1-pre10  2.4.0-ac12  2.4.0-test12 
(Following) 2.4.2-ac26  2.4.2-ac27  2.4.2-ac28  2.4.3  2.4.13-pre6  2.4.13 

Location
[  2.4.2-ac25
  [  Documentation
     o  cachetlb.txt

Patch

diff -u --new-file --recursive --exclude-from /usr/src/exclude linux.vanilla/Documentation/cachetlb.txt linux.ac/Documentation/cache+
tlb.txt
--- linux.vanilla/Documentation/cachetlb.txt   Mon Jan 22 16:30:21 2001
+++ linux.ac/Documentation/cachetlb.txt   Sun Mar 25 23:33:04 2001
@@ -229,9 +229,9 @@
 mapped into some user address space, there is always at least one more
 mapping, that of the kernel in it's linear mapping starting at
 PAGE_OFFSET.  So immediately, once the first user maps a given
-physical page into it's address space, by implication the D-cache
+physical page into its address space, by implication the D-cache
 aliasing problem has the potential to exist since the kernel already
-maps this page at it's virtual address.
+maps this page at its virtual address.
 
 First, I describe the old method to deal with this problem.  I am
 describing it for documentation purposes, but it is deprecated and the
@@ -252,11 +252,11 @@
 
 Admittedly, the author did not think very much when designing this
 interface.  It does not give the architecture enough information about
-what exactly is going on, and there is not context with which to base
-any judgment about whether an alias is possible at all.  The new
-interfaces to deal with D-cache aliasing are meant to address this by
-telling the architecture specific code exactly which is going on at
-the proper points in time.
+what exactly is going on, and there is no context to base a judgment
+on about whether an alias is possible at all.  The new interfaces to
+deal with D-cache aliasing are meant to address this by telling the
+architecture specific code exactly which is going on at the proper points
+in time.
 
 Here is the new interface:
 


Comments: webmaster (at) linuxhq.com.
Advertising: banners (at) linuxhq.com.
Compilation ©1998-2008 Linux Headquarters, Inc.